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Abstract- Second-order generalized integrator (SOGI) based phase-locked loops (PLLs) are widely used 
for grid synchronization in single-phase grid-connected power converters. Previously, the estimated frequency 
of the PLL stage is fed back to the front-end SOGI block to make the conventional SOGI-PLL 
frequency-adaptive, which increases the implementation complexity, and makes the tuning sensitive, thus 
reducing stability margins. Alternatively, a frequency-fixed SOGI based PLL (briefly called FFSOGI-PLL) is 
proposed to ensure stability and simple implementation in this letter. It is commonly known that the in-phase 
and quadrature-phase signals generated by the frequency-fixed SOGI are of different amplitudes in the presence 
of frequency drifts, which causes second harmonic ripples in the estimated parameters of the PLL loop. To deal 
with this issue, a simple yet effective method is developed in FFSOGI-PLL. The standard SOGI-PLL is firstly 
introduced, followed by the working principle and small-signal model of FFSOGI-PLL. The FFSOGI-PLL is 
then compared with the SOGI-PLL in terms of stability and transient performance. Finally, experimental results 
are presented to demonstrate the effectiveness of FFSOGI-PLL. 
Keywords: Phase-locked loop (PLL), second-order generalized integrator (SOGI), frequency-fixed SOGI, 
second harmonic ripple. 
I. INTRODUCTION 
Single-phase inverters are widely used as grid side converters that convert the power from the dc-bus and 
properly inject this power to the grid, with which the injected current has to be synchronized. In addition, the 
integration of renewable energy sources into the power grid must follow modern grid codes [1] [2] [3], which 
requires an injection of high quality power in the normal operation mode. That is, the grid-tied inverter should 
inject synhcronized grid currents of high power quality, which requires a good grid sychronization algorithm. 
The power-based PLL (pPLL) [4], the enhanced PLL (EPLL) [5], and the orthogonal signal generator 
(OSG) based PLL (OSG-PLL) which can be implemented by combining pPLL and different OSGs [6] [7] [8] [9] 
together, are among the most popular single-phase PLLs. Especially, OSG-PLLs have attracted lots of attention 
within the areas of power electronics and power systems. Among a large number of reported OSG-PLLs, 
SOGI-PLL has become the commonly used single-phase PLL because of its low computational burden and high 
filtering capability. 
SOGI-PLL has a simple implementation. It consists of a basic SOGI block to generate two quadrature 
signals from the input voltage [9]. To implement the synchronization function, these quadrature signals are sent 
to an embedded synchronous reference frame based PLL (SRF-PLL) [10]. In addition, for ensuring accuracy in 
situations of frequency deviations, the estimated frequency of the SRF-PLL loop is fed back to the SOGI part to 
make SOGI-PLL frequency-adaptive [9], [11]. However, the involved frequency adaptation process increases 
the implementation complexity, and makes the tuning sensitive, thus reducing stability margins. Recently, to 
ensure stability and simple implementation, several PLLs with frequency-fixed SOGI have been proposed in 
the literature [12] [13] [14]. However, they still suffer from some drawbacks and should be further improved. 
The PLL presented in [12] is computationally intensive, and sensitive to high-frequency noise because of the 
employed differentiation operator. It is well known that input frequency deviations in SOGI-PLLs with 
frequency-fixed SOGI cause second harmonic ripples in the estimated parameters [9]. Hence, a new design rule 
to reduce such second harmonic ripples is presented in [13], [14]. It, however, cannot fully eliminate the second 
harmonic ripples and, therefore, cannot ensure zero steady-state error under varying frequency conditions. 
In this letter, a new frequency-fixed SOGI based PLL (FFSOGI-PLL) is proposed to ensure stability and 
simple implementation. Considering possible frequency deviations, a simple yet effective method is applied to 
the generated quadrature signals of the frequency-fixed SOGI. As a result, the introduced FFSOGI-PLL can 
provide accurate synchronization performance even in the presence of frequency drifts. Moreover, 
FFSOGI-PLL contains no interdependent loops, thus offering enhanced stability and easy tuning process. The 
operational principle as well as the small-signal model of FFSOGI-PLL is presented in detail, together with 
experimental results for verifying its performance. 
























Fig. 1. The block diagram of the typical SOGI-PLL. 
In this section, a brief overview of the typical SOGI-PLL is presented, followed by its small-signal model. 
The structure of the standard SOGI-PLL [9] is depicted in Fig. 1, where gV  represents the sampled grid 
voltage, 0  is the nominal grid frequency which is 2 50  rad/s in this work, and ̂  and ̂  are the 
estimated frequency and phase angle, respectively. Note that the estimated frequency is fed back to the SOGI 
block to make it frequency-adaptive. The park transformation ( dq  ) is defined as follows: 
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where k  is the gain factor of SOGI. Assume the grid voltage to be sin( ) sin( )g p pV V t V   , where pV  is 
the voltage amplitude, and   and   are the frequency and phase angle, respectively. For the purpose of 
simplicity, the voltage amplitude is assumed to be unity in the following discussions ( 1pV  ). After some 
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As expected, in steady state, V  and V  are in phase and quadrature phase with the input voltage, 
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It is worth noting that the second terms on the right-hand side of (6) decay to zero in steady state. Hence, 
under a small phase difference ˆ( )  , dV  yields an estimation of the voltage amplitude, and qV  gives the 
phase error information. In what follows, the small-signal model of SOGI-PLL is derived under assumptions: 
the estimated frequency is almost equal to the real one (i.e., ̂  ), and the estimated phase angle ̂  is 
approximately close to the real phase angle  , thus, ˆ ˆsin( ) ( )       and ˆcos( ) 1   . 
It follows from (6) that the decaying terms decay to zero with a time constant of 2 / ( )k , and qV  
converges to ˆ ˆsin( ) ( )      . Thus, for a step phase change, qV  can be approximated in s domain as [16] 
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Considering the possible voltage harmonics, 
qV  should be rewritten as follows [16] 
 ˆ( ) ( )[ ( ) ( )] ( )qV s G s s s D s       (8) 
where, ( )D s  represents the disturbances arising from voltage harmonics. The small-signal model of the 

















Fig. 2. The small-signal model of the typical SOGI-PLL. 
III. DESCRIPTION OF THE PROPOSED FFSOGI-PLL 
In this section, the FFSOGI-PLL as shown in Fig. 3 is developed to ensure stability and simple 
implementation. It can be observed that the SOGI block is tuned at the nominal frequency 
0
 , thus decoupling 
the SOGI block and the SRF-PLL. Moreover, a simple yet effective method is applied to the generated signals 
V  and V  for ensuring accuracy in the presence of frequency drifts. In what follows, the operational 





































Fig. 3. The block diagram of the proposed FFSOGI-PLL. 
A. Operational principle of the FFSOGI-PLL 
 Also from (3), V  and V  of the frequency-fixed SOGI in steady state can be achieved as 
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It is obvious that V  and V  have different amplitudes if 0  , which causes second harmonic ripples 
in the estimated parameters of SOGI-PLLs based on frequency-fixed SOGI. A close observation of (9) reveals 












 are used instead of V  and V  for ensuring 
no second harmonic ripples in steady state as shown in Fig. 3. Note that, there exists a small phase difference 
  between the real phase angle   and that of V , which should be compensated. Given that 
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Thus, the estimated phase angle can be obtained as 
 1̂      (11) 
Similarly, the amplitude of V  is slightly different from the actual amplitude of the grid voltage, and the 
difference should be also compensated if a very accurate voltage amplitude estimation is required. 
B. Small-signal model of the FFSOGI-PLL 
To evaluate the small-signal stability of FFSOGI-PLL, its small-signal model is also derived under the 
same assumptions shown in the above section. Applying the transformation matrix (1) to (3) and (4) yields dV  
and 
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in which, A , B , 1 , and 2  are obtained by replacing ̂  with the nominal frequency 0  in (4). Since the 
allowable frequency variation range in the normal operation mode is relatively small such as 0.2 Hz in China, 
ˆ| | 2    is satisfied so that  
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As shown in (12), the decaying terms decay to zero with a time constant 02 / ( )p k  , and qV  converges 
to 1 1sin( ) ( )k           . dD  and qD  represent the additional oscillating components due to ̂  , 
and become zero under the frequency locked condition (i.e., ̂  ). For a step phase change, the 
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where    is the real phase angle of V  and L  denotes the Laplace operator. Considering the possible voltage 
harmonics as well, 
qV  should be rewritten as follows: 
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where ( )D s  represents the disturbances arising from voltage harmonics. Thus, the small-signal model of the 
FFSOGI-PLL can be derived as shown in Fig. 4. Similarly, ( )D s  appears as a disturbance input to the PLL 
small-signal model. Due to the decoupled structure of the FFSOGI-PLL, the approximated block ( )G s  for the 
SOGI block acts as a pre-filter, and has no influence on the system stability. In contrast, ( )G s  is inside the 


















Fig. 4. The small-signal model of the proposed FFSOGI-PLL. 
To evaluate the accuracy of the derived small-signal model of FFSOGI-PLL, the actual FFSOGI-PLL and its 
model are simulated, and their results under a phase angle jump and a frequency step change are obtained and 
compared to each other. The corresponding simulation results are depicted in Fig. 5. It is clear that the derived 
model can well predict the dynamic behavior of FFSOGI-PLL. A phase offset can be observed in the presence 
of frequency drifts, which should be compensated by using (11) as shown in Fig. 3. 
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Fig. 5. Accuracy assessment of the FFSOGI-PLL small-signal model with 137.5pk  , 7878ik  , 1.63k  , 0 2 50  rad/s, 
and 1 4 ssT e  . 
IV. COMPARISON BETWEEN SOGI-PLL AND FFSOGI-PLL 
In this section, the typical SOGI-PLL is compared with the proposed FFSOGI-PLL in terms of the system 
stability as well as the transient performance.  
A. Small signal stability comparison 
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According to the Routh–Hurwitz stability criterion, the corresponding stability condition is 
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Fig. 6. Bode plots of the SOGI-PLL and FFSOGI-PLL with 137.5pk   and 7878ik  . 
where n  and   represent the natural frequency and damping factor, respectively. For such a third-order 
system, it is always stable for any given positive 
pk  and ik , which implies that the presented FFSOGI-PLL is 
superior to the typical SOGI-PLL in terms of system stability. The gain factor k  is designed as 1.63 for the 
minimum settling time of the SOGI part in both the SOGI-PLL and FFSOGI-PLL [14]. The tuning of 
pk  and 
ik  involves tradeoffs among the speed of response, overshoot, stability margin, and filtering capability, which 
has been well discussed in many publications [16], [17]. Here, 137.5pk   and 7878ik   are selected for the 
SOGI-PLL according to [16]. For the comparison purpose, the same control parameters are used in the 
FFSOGI-PLL. The bode plots of the 
_ ( )ol SOGIG s  and _ ( )ol FFSOGIG s  are plotted in Fig. 6. It is clear that the 
FFSOGI-PLL has nearly the same performance as the SOGI-PLL in the low-frequency range. However, the 
FFSOGI-PLL provides a higher phase margin, hence, a more stable operation.  
B. Transient performance comparison 
 The PLL technique generally suffers from large frequency transient during phase jumps [18]. This is 
because the frequency and phase angle are estimated within a single loop as shown in both Fig. 1 and Fig. 3. In 
SOGI-PLL, the propagation of the large frequency transient to the SOGI block makes the produced signals V  
and V  oscillatory, which is reflected back on the SRF-PLL stage. Consequently, the SOGI-PLL becomes 
oscillatory, and may even become unstable during large phase jumps. To avoid this issue, the PI controller with 
smaller 
pk  and ik  is often designed at the expense of slower dynamic response in SOGI-PLL. In contrast, the 
front-end SOGI block is tuned at the nominal frequency in FFSOGI-PLL, which, hence, can avoid the 
afore-mentioned stability problem. As a result, the proposed FFSOGI-PLL provides a possibility to select larger 
pk  and ik  than the typical SOGI-PLL for a faster dynamic response. For example, 0.707   and 
2 32n   rad/s can be chosen in the FFSOGI-PLL, which results in 284pk   and 40385ik  . 
 As shown in both Fig. 1 and Fig. 3, the sum of the integral part i  and the proportional term p  is used 
as the frequency estimation ̂ . However, the proportional term 
p  is pk  times as large as the input error 
signal without any filtering capability, so large 
p  happens in the presence of large phase jumps/voltage drops, 
which not only increases the transient frequency errors, but also has great impact on the system stability of 
SOGI-PLL as mentioned above. To attenuate the negative effects of the proportional term 
p  on frequency 
estimation as well as stability in the SOGI-PLL, the integral term i  instead of the sum ( )i p   can be 
used as the frequency estimation ̂  [19]. In this way, more filtered frequency estimation and enhanced 
stability can be achieved in SOGI-PLL. It is worth noting that the same modification also can be applied to the 
FFSOGI-PLL for achieving more filtered frequency estimation. Due to space limitation, the simulation results 
are neglected here, and the stability analysis will be carried in the future work.  
Also note that SOGI has good rejection capability on high-order harmonics and high-frequency noise so 
that both the SOGI-PLL and FFSOGI-PLL can perform well in most cases. Nevertheless, these two PLLs 
cannot effectively address dc offset and low-order harmonics, which have been well studied in lots of reported 
work [20] [21] [22] [23] and, therefore, will not be further discussed for simplicity in this letter.  
V. EXPERIMENTAL RESULTS 
In this section, the performance of the proposed FFSOGI-PLL is evaluated under several grid disturbances 
including 1 Hz frequency jump, 30% voltage drop, and 20 degrees phase jump. In obtaining all results, the 
sampling frequency is fixed at 10 kHz frequency. To provide a base for comparison, the typical SOGI-PLL is 
also implemented, and its results are compared with those of FFSOGI-PLL. The considered parameters used in 
the first three test cases are shown in Table I. 
Table I. Control Parameters used in the first three test cases 
 FFSOGI-PLL SOGI-PLL 
kp ki ωn (rad/s) ζ kp ki ωn (rad/s) Ζ 
Case I 137.5 7878 2 14.1   0.78 137.5 7878 2 21.88   0.7 
Case II 284 40385 2 32   0.707 137.5 7878 2 21.88   0.7 
Case III 284 40385 2 32   0.707 284 40385 2 45.2   0.5 
Fig. 7 shows the experimental results of the test cases I. It can be observed from Fig. 7 that, with the same 
control parameters, the FFSOGI-PLL has nearly the same dynamic performance, but smaller overshoots and/or 
undershoots in comparison to the SOGI-PLL. In addition, Fig. 8 and Fig. 9 depict the experimental results of 
the test cases II and III, respectively. It is worth noting that, the FFSOGI-PLL with 284pk   and 40385ik   
provides faster transient responses than the SOGI-PLL with 137.5pk   and 7878ik  , while the SOGI-PLL 
with 284pk   and 40385ik   becomes oscillatory and requires much longer time to settle to a new steady 
state. It implies that the FFSOGI-PLL can achieve a faster response, while not affecting the system stability. 
As mentioned above, to obtain a more filtered frequency estimation, the frequency estimation can be taken 
only from the integral term ( ˆ
p
  ) in both the SOGI-PLL and FFSOGI-PLL, and the modified SOGI-PLL 
and FFSOGI-PLL are termed as MSOGI-PLL and MFFSOGI-PLL, respectively. Due to space limitation, these 
four PLLs are only compared to each other under 20 degrees phase jump. Here, two additional test cases are 
considered, 137.5pk   and 7878ik   are adopted for these four PLLs in the test case IV, while 284pk   
and 40385ik   are used for them in the test case V. The corresponding results are shown in Fig. 10 and Fig. 
11, respectively. It can be observed that both MSOGI-PLL and MFFSOGI-PLL exhibit smaller transient 
frequency errors than SOGI-PLL and FFSOGI-PLL, respectively. Besides, MSOGI-PLL provides better 
stability margin than SOGI-PLL as shown in Fig. 11(a). From Fig. 10(c) and Fig. 11(c), the experimental results 
show that MFFSOGI-PLL performs better than MSOGI-PLL in terms of dynamic performance and stability. 
Therefore it is worth doing further research on the MFFSOGI-PLL in terms of stability analysis which will be 
one of the focuses of our future work. 
 
(a) 1 Hz Frequency jump.               (b) 30% Voltage drop.              (c) 20 Degrees phase jump. 
Fig. 7. Experimental results of the test case I.  
 
(a) 1 Hz Frequency jump.               (b) 30% Voltage drop.              (c) 20 Degrees phase jump. 
Fig. 8. Experimental results of the test case II. 
 
(a) 1 Hz Frequency jump.               (b) 30% Voltage drop.              (c) 20 Degrees phase jump. 
Fig. 9. Experimental results of the test case III.  
 
(a) SOGI-PLL and MSOGI-PLL.    (b) FFSOGI-PLL and MFFSOGI-PLL.   (c) MSOGI-PLL and MFFSOGI-PLL. 
Fig. 10. Experimental results of the test case IV.  
 
(a) SOGI-PLL and MSOGI-PLL.    (b) FFSOGI-PLL and MFFSOGI-PLL.   (c) MSOGI-PLL and MFFSOGI-PLL. 
Fig. 11. Experimental results of the test case V. 
VI. CONLUSIONS 
In this letter, the FFSOGI-PLL based on a frequency-fixed SOGI is proposed to ensure stability and simple 
implementation. To ensure accuracy under varying frequency conditions, a simple yet effective method is then 
applied to the generated quadrature signals of the frequency-fixed SOGI. The standard SOGI-PLL is firstly 
studied, followed by the working principle and small-signal model of the FFSOGI-PLL. Subsequently, the 
FFSOGI-PLL is compared with the SOGI-PLL in terms of the system stability and transient performance. In 
addition, the possibility to further improve the SOGI-PLL and FFSOGI-PLL by taking the frequency estimation 
from the integral channel of the PI is explored. Finally, experimental results are presented to demonstrate the 
effectiveness of the FFSOGI-PLL. 
REFERENCES 
 
[1] IEEE Standard for Interconnecting Distributed Resources with Electric Power Systems, IEEE Std. 1547-2003, pp. 1–27, 
2003. 
[2] B.-I. Craciun, T. Kerekes, D. Sera, and R. Teodorescu, “Overview of recent grid codes for PV power integration,” in Proc. 
OPTIM, pp. 959–965, 2012. 
[3] R. Teodorescu, M. Liserre, and P. Rodriguez, “Grid Converters for Photovoltaic and Wind Power Systems,” New York, NY, 
USA: Wiley, 2011. 
[4] R. M. Santos Filho, P. F. Seixas, P. C. Cortizo, L. A. B. Torres, and A. F. Souza, “Comparison of three single-phase PLL 
algorithms for UPS applications,” IEEE Trans. Ind. Electron., vol. 55, no. 8, pp. 2923-2932, August 2008. 
[5] M. Karimi-Ghartemani, and M. R. Iravani, “A method for synchronization of power electronic converters in polluted and 
variable-frequency environments,” IEEE Trans. Power Syst., vol. 19, no. 3, pp. 1263-1270, August 2004. 
[6] R. Zhang, M. Cardinal, P. Szczesny, and M. Dame, “A grid simulator with control of single-phase power converters in D–Q 
rotating frame,” in Proc. IEEE Power Electron. Spec. Conf., pp. 1431-1436, 2002. 
[7] R. Y. Kim, S. Y. Choi, and I. Y. Suh, “Instantaneous control of average power for grid tie inverter using single phase D–Q 
rotating frame with all pass filter,” in Proc. IEEE Ind. Electron. Conf., Busan, Korea, pp. 274-279, 2004. 
[8] M. Saitou, and T. Shimizu, “Generalized theory of instantaneous active and reactive powers in single-phase circuits based 
on Hilbert transform,” in Proc. 33rd Annu. IEEE PESC, pp. 1419-1424, 2002. 
 
 
[9] M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, “A new single-phase PLL structure based on second order generalized 
integrator,” in Proc. 37th IEEE PESC, pp. 1511-1516, 2006. 
[10] A. Kulkarni and V. John, “A novel design method for SOGI-PLL for minimum settling time and low unit vector distortion,” 
in 39th Annual Conference of the IEEE Industrial Electronics Society-IECON 2013, pp. 274–279, Nov 2013. 
[11] Y. Yang and F. Blaabjerg, “Synchronization in single-phase grid-connected photovoltaic systems under grid faults,” in 3rd 
IEEE International Symposium on Power Electronics for Distributed Generation Systems (PEDG), pp. 476–482, June 2012. 
[12]M. Reza, M. Ciobotaru, and V. G. Agelidis, “Estimation of single-phase grid voltage fundamental parameters using fixed 
frequency tuned second-order generalized integrator based technique,” In Power Electronics for Distributed Generation 
Systems (PEDG), IEEE, pp. 1-8, July 2013. 
[13] A. Kulkarni and V. John, “A novel design method for SOGI-PLL for minimum settling time and low unit vector distortion,” 
In Industrial Electronics Society, IECON 2013-39th Annual Conference of the IEEE,  pp. 274-279, November 2013. 
[14] A. Kulkarni and V. John, “Design of a Fast Response Time Single-Phase PLL with DC Offset Rejection Capability,” SAE 
Technical Paper, 2015. 
[15] Teodorescu, R., Liserre, M. and Rodriguez, P., Grid Converters for Photovoltaic and Wind Power Systems. Hoboken, NJ: 
IEEE-Wiley, 2011. 
[16]S. Golestan, M. Monfared, F. D. Freijedo, and J. M. Guerrero, “Dynamics assessment of advanced single-phase PLL 
structures,” IEEE Trans. Ind. Electron., vol. 60, no. 6, pp. 2167-2177, June 2013. 
[17] F. D. Freijedo, J.Doval-Gandoy, O. Lopez, andE.Acha, “Tuning of phase-locked loops for power converters under 
distorted utility conditions,” IEEE Trans. Ind. Appl., vol. 45, no. 6, pp. 2039–2047, Nov. 2009. 
[18] M. K. Ghartemani, S. A. Khajehoddin, P. K. Jain, and A. Bakhshai, “Problems of startup and phase jumps in PLL systems,” 
IEEE Trans. Power Electron., vol. 27, no. 4, pp. 1830–1838, Apr. 2012. 
[19] S. Golestan, J. M. Guerrero, A. Vidal, A. G. Yepes, J. Doval-Gandoy, and F. D. Freijedo, "Small-Signal Modeling, 
Stability Analysis and Design Optimization of Single-Phase Delay-Based PLLs," IEEE Trans. Power Electron., vol. 31, no. 5, 
pp. 3517-3527, May 2016. 
[20] K.-J. Lee, J.-P. Lee, D. Shin, D.-W. Yoo, and H.-J. Kim, “A novel grid synchronization PLL method based on adaptive 
low-pass notch filter for grid-connected PCS,” IEEE Trans. Ind. Electron., vol. 61, no. 1, pp. 292-301, Jan. 2014. 
[21] S. Golestan, M. Ramezani, J. M. Guerrero, et al., “Moving Average Filter Based Phase-Locked Loops: Performance 
 
 
Analysis and Design Guidelines,” IEEE Trans. Power Electron., vol. 29, no. 6, pp. 2750-2763, June 2014. 
[22] F. Wu, D. Sun, et al., “Influence of Plugging DC Offset Estimation Integrator in Single-Phase EPLL and Alternative 
Scheme to Eliminate Effect of Input DC Offset and Harmonics,” IEEE Trans. Ind. Electron., vol. 62, no. 8, pp. 4823-4831, Aug. 
2015. 
[23] L. Hadjidemetriou, E. Kyriakides, Y. Yang and F. Blaabjerg, “A synchronization method for single-phase grid-tied 
inverters,” IEEE Trans. Power Electron., vol. 31, no. 3, pp. 2139-2149, March 2016. 
